Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L22	2	(flash memory AND memory sector AND control signal generation circuit AND data memory circuit AND signal buffer AND address buffer AND address signal generation circuit AND data output buffer AND error correction circuit AND flash memory cell AND memory cell array AND external device aND command interface AND status output).clm.	US-PGPUB; USPAT; USOCR	ADJ	ON	2006/12/21 14:54

12/21/06 3:50:50 PM C:\Documents and Settings\pchung\My Documents\EAST\Workspaces\10601636.wsp

-		LAST Scare				
Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	123086	flash memory	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:39
L2	10068	flash memory cell\$1 or flash memory array	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:39
L3	36398	memory cell array	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L4	1516	memory sector\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L5	211	l3 and l4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L6	. 76	I5 and I1 and I2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L7	15602	signal buffer\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L8	19753	address buffer\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40

L9	114	address signal generation circuit	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:41
L10	1936	control signal generation circuit	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:41
L11	6614	data output buffer\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42
L12	5756 ,	error correction circuit	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42
L13	4	I6 and I7	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:53
L14	21	I6 and I8	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42
L15	2	l14 and l9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42
L16		l14 and l10	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42

L17	10		US-PGPUB;	ADJ	ON	2006/12/21 14:43
			USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	, 103		2000/12/21 17.43
L18	2		US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ .	ON	2006/12/21 14:43
L19	2	l15 and l16 and l18	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:43
L20	2	l19 and l13	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:43
L21	2	l13 and l12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:43
L22	2	(flash memory AND memory sector AND control signal generation circuit AND data memory circuit AND signal buffer AND address buffer AND address signal generation circuit AND data output buffer AND error correction circuit AND flash memory cell AND memory cell array AND external device aND command interface AND status output).clm.	US-PGPUB; USPAT; USOCR	ADJ	ON	2006/12/21 14:54
L23	385	l1 and l12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:55

L24	12	I23 and I7 and I8	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:55
L25	3	124 and 19	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:56
L26	5	l24 and l10	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:56
L27	4	l11 and l26	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 15:01
L28	27319	714/731 or 714/718 or 714/746 or 714/? or 711/100 or 711/108 or 711/? or 365/201 or 365/?	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 15:12
L29	. 5	I24 and I28	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 15:12